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Abstract: High density packaging of non rad-hard commercial of the shelf (COTS) components combined with
mission specific tailored shielding, error correcting codes and latchup current breakers provides a significant
reduction in mass, volume, power and cost compared to the traditional approach using rad. hard components. A
prototype development of a miniaturized Data Processing Unit (DPU) exhibits the potential of the approach. The
traditional approach for the ROSETTA-OSIRIS DPU is taken as reference.
Introduction

Most today's space instruments rely on an individual
DPU providing (1) sufficient computing power (e. g.
100 MIPS), (2) mission specific radiation tolerance, (3)
low consumption of power, mass and volume and (4)
adequate reliability at (5) moderate single unit costs.
Two contrary approaches are in use. The more
traditional approach (a) uses radiation hardened parts of
high quality level. This means, that the requirement on
both radiation tolerance and reliability are met by a
dedicated device technology, traceability of the
fabrication process and by screening. The alternative
approach (b) uses commercial of the shelf (COTS)
components. It meets the requirements in radiation
tolerance and reliability by structural provisions.
Shielding, error correcting codes and latchup current
breakers are applied for protection against radiation
induced permanent failures and transient errors. HfWredundancy as word extension for error correction
codes, reconfigurable spares and majority voting are
applied for achieving the required probability of
survival and also in some cases for graceful degradation
of the functional performance.
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Apparently approach (a) supports a straight-forward
DPU architecture. It minimizes the design costs at the
expense of component costs. Besides the argument of
cost balancing the questions remains, for which
radiation environments approach (b) is competitive or
even superior with respect to power, mass and volume.
Rad. hard components suffer from lower integration
density, poorer performance and a very restricted parts
spectrum compared to state of the art COTS. This leads
to less attractive figures for power, volume and mass
and provides a mass margin for shielding of the more
compact COTS-electronics. Basically, the shielding
mass drops with (volume)2/3. Therefore, dense packing
pays off. This is backed by the general trend to handheld, battery-operated electronic equipment, which in
tum nourishes the rapid progress in high-performance,
small size, low power, non rad. hard devices. In
contrast, the traditional backup for the development of
rad. hard. devices by defense projects is dwindling.
Projecting the current trend into the future, we initiated
the development of a prototype small-size COTS-DPU,
which follows the structural protection approach and
implements (i) the performance of the ROSETTAOSIRlS-DPU, which is mainly directed to wavelet
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image compression and (ii) compliance with the
ROSETTA radiation environment at substantially more
favourable figures of power, volume and costs.

COTS. Therefore, the total mass figures of both
approaches have to be compared.
Mass Comparison: Rad Hard Components versus
COTS plus Shielding

Shielding

The mass m of the DPU is defined by the volume of the
electronics VE with mass density PE plus the volume of
the box VB with mass density PB:

Figure 1 shows the radiation dose at the centre of an
aluminum sphere for three representative mission
scenarios: ROSETTA, CASSINI I SOLAR PROBE and
GALILEO PROBE:

(1)

Rad. hard electronics occupy a substantially larger
volume than COTS electronics. The lower integration
density results in a larger device count, e.g. by a factor
of 4 in case of memory devices. Further, hermetic chip
packaging imposes in a substantially higher
consumption of board area and of board spacing
compared to small SMD plastic packages. Depending
on the specific device spectrum the volume ratio
between rad hard and COTS devices
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The mass ratio between rad. hard- and COTSelectronics is:

Aluminum Shield Thickness

Figure 1: Radiation dose at the centre of an aluminum
sphere for representative mission scenarios

(3)

Rad. hard. parts tolerate a total dose of 100krad
typically and non rad. hard. parts lOkrad, respectively.
Table 1 shows the required shield thickness d for these
three mission scenarios.

The near optimum configuration of the electronics
volume is a cube:
(4)

Mission

Shield Thickness Shield Thickness
hard. non rad.
rad.
hard.
Electronics d RH Electronics dN
ROSETTA
O.4mm
2.Smm
SOLAR PROBE I
lmm
6mm
CASSINI
GALILEO
2.7mm
37mm
PROBE

The volume of the box walls VB increases with the
shield thickness d:
(5)

The combination of the equations (2), (3) and (5)
yields:

Table 1: Shield Thickness for representative mission
scenarios
The mass increase by the additional shielding should
not consumes all the mass savings achieved by use of
2
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Figure 3 Mass ratio of rad. hard / non rad hard DPU for
SOLAR PROBE and CASSINI

(6)

GAll LEO PROBE
3

Using the density Pl1=2.7g/cm for aluminum box
walls and PE=1.5g/cm for densely packed electronics,
equation (6) delivers the mass ratio Cm as depicted in
Fig. 2 through Fig. 4 for three mission scenarios. Each
figure shows the mass ratio Cm versus the box volume
needed for the rad hard approach, with the volume ratio
C v as parameter. The three curve sets differ in the
mission individual shield thickness d.

I

I

C v=t100
I

1 r-~-~-+--+---~-+--4---'-~'7S~~~~

oL~~~.-iJ

Of particular interest is that minimum volume of the
rad. hard approach, for which a mass advantage (C m> 1)
can be achieved. For example, for the Rosetta mission
and the extremely conservative volume ratio Cv =2, the
break-even point is at 40cm 3 ofrad. hard electronics.

Shield Thickness:
d RH= 2,7mm, d 1i' 37mm Aluminum

VE,RHcm 3

Figure 4 Mass ratio ofrad. hard / non rad hard DPU for
GALILEO PROBE
The curves in Fig. 2-4 stretch a wide and potentially
unrealistic range of both parameters Cm and VE, RH'
Taking the OSIRIS DPU as an example, we address the
question of the realistic parameter range (Table 2). The
actually implemented version (#1) is a mixture of rad.
hard electronics and one non-rad. hard mass memory
board. Version #2 uses rad. hard parts for the memory,
too. Version #3 improves the packaging of the all rad.
hard electronics #2. Version #4 reflects the change-over
to densely packed non rad. hard COTS electronics.

ROSETTA

V
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Figure 2 Mass ratio ofrad. hard / non rad hard DPU for
ROSETTA
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#

1
2
3
4
5

DPU

size
Electro Electro Electro Electro
nics
[mm*mm*mm]
nics
nics
nics
volume mass m volume density
3
[g]
ratio
VE [cm ]
p 3
[g/cm ]
Cv
rad hard, except mass memory 190*190*10
3610
3450
0.96
58
0
all rad hard
190*190*28
10397
10000
167
0.96
8
all rad hard, high density 190*190*19
l. 46
6859
10000
110
packaging
0
all non-rad. hard COTS, high 38*38*43.2
62.4
100
1
l.6
density pack.
all rad hard, Multi Chip
2.0
l300
2600
21
100*100*13
Modules (MCM)
0

Table 2: Estimation of mass and volume of the ROSETTA-OSIRIS-DPU
Comparing against the COTS version #4 the volume
ratio Cv varies between 58 and 167. Thus the even high
ratio Cv ::::: I 00 is a first order approximate figure. The
non-rad. hard. approach promises a gain in mass, even
for the severe Galileo Probe environment (Fig. 4), and
even more for the less demanding Rosetta environment
(Fig 2).

But, as shown before, the rad. hard approach is prone to
end up in a weak compromise between a intolerable
high mass figure and a drastic reduction of its
functional performance. This is the incentive for
looking at the COTS-alternative, despite its need for
radiation characterization of COTS devices and its
higher complexity of HlW and S/W. But, since the
performance of rad. hard devices is falling behind that
of COTS more and more, the brute force straight on
route becomes less and less viable and in tum the non
rad. hard COTS approach becomes more prospective
despite its higher complexity.

Version #5 is a rough extrapolation of version #3 for
using MCM-technology.l, 2 Even in this case we
expect a volume drop by at least Cv =21. This means
that even for the harsh Galileo Probe environment the
COTS-approach reaches nearly the rad. hard approach.

The radiation characteristic of COTS will be derived
from published data as much as possible. But in most
cases a residuum of parts with unknown radiation
characteristic will remain. For these parts the tolerance
dose and both the SEU and LU cross-section versus
LET have to be determined by tests. Compared to tests
for general devices use a simplification is possible. The
monitored set of functions and parameters can be
restricted to those which are relevant for the envisaged
application. This is a decisive simplification for
complex parts with their huge diversity of operational
modes.

So we conclude: COTS plus shielding offers a
considerable alternative for moderate radiation
environments and possibly even for harsh radiation
environments as GALILEO PROBE.

Radiation Protection
Typically rad. hard components are characterized by (i)
a tolerance dose of 100 krad and more, (ii) immunity
against latch ups (expressed by a threshold LET of
2
minimum 50 MeVcm /mg) and (iii) in some cases a
reduced sensitivity against Single Event Upsets (SEU)
compared to their commercial counterparts. This means
that no shielding and no LU protection circuitry are
needed, and that the necessity of protection against
SEU-induced faults is relaxed. All this simplifies and
shortens the design work.

Total Dose
Having access to a suitable C060 source and a device
oriented monitoring equipment this test is rather easy.
In-situ monitoring of the devices under test is
preferable. Fault criterion is either degradation of
functionality or an application dependent limit for the
increase of the supply current. Most of current digital
4
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CMOS devices are qualified to 10 krad or higher.
Basically the tolerance dose of MOS devices is
improved by shrinking the on-chip structures and in
contrast worsened by using lower supply voltages. So,
one can expect, that these counteracting effects are
nearly in balance and accordingly, that the trend to
higher integration density will not affect the currently
achieved total dose sensitivity of, typically better than
10 krad by much.

Since epitaxial technology is used more and more we
can expect that the LU situation will improve. In
contrast the shrinking of the circuits lowers the charge
of the nodes controlling the circuit state. That means
that the nodes are becoming more sensitive against the
charge deposited along a neighbouring particle track.
Consequently we expect to be confronted with an
increasing SEU sensitivity.

Structural Protection against Permanent Faults
Shielding is the only practical provision against total
dose damages. A first order worst case prediction of the
needed shield thickness is based on three facts (1) the
dose-depth curve of the envisaged mission, (2) the
tolerance dose of the most sensitive device and (3) the
dose margin, typically factor of two. Later on in the
design process the shielding can be optimized by taking
into account: (a) the mass distribution of the mounted
boards inside the box, (b) the shadowing of the box by
the SIC structure and neighboured units and (c)
placement and spot shielding of certain most sensitive
devices. Ray-tracing algorithms are used for fine-tuning
of shielding efficiency.

Single Event Tests
These tests create more problems, because they require
access to proton and ion accelerators. Roughly a dozen
of test runs with different ions have to be perfonned for
a sufficient resolution of both SEU- and LU crosssection versus LET plots. Here, in-situ monitoring of
the devices under test is mandatory.
Unfortunately, the easy to use Cf252 test gives no
definitive answer. The high LET atomic nuclei
fragments emitted from this solid particle source are
stopped after app. 20Jlm. Therefore they do not reach
structures situated deep under the chip surface (i.e.
trench cells, base of stacked elements), which are
coming in use more and more for exploiting the third
integration dimension.

Penn anent LU-induced device failures can be coped
with LU-breakers. Then the affected unit is inoperable
for a short time until the automatic reinitialization is
completed. If only those devices are used, which did not
exhibit a latchup to during test, the LU occurrence will
be very rare (e.g. less than once per year). Then the
associated short "power down"-periods will not
influence the perfonnance, practically

Knowing both cross-section versus LET and the LET
spectrum of the mission dependent particle population
the average frequency of SEU and LU occurrence can
be calculated.
For the majority of current digital CMOS devices,
particularly for those using epitaxial technology,
typically no LU occurs during the limited test time. This
raises some doubts, whether the device is LU-immune
definitely or only very low sensitive.

Structural Protection against Transient Faults
The SEU problem is common to both, the rad. hard and
the COTS approach. Error correcting codes are very
efficient for reducing the frequency of visible errors.
Those codes are easily applicable in unifonn
'
• 3.4
arrangements 0 f storage ce11 s, as In memones .
Cyclic background scrubbing over all cells is used to
limit the lifetime of single bit errors and so to reduce
the probability for non-correctable multi-bit errors
drastically. Hamming-Coding is appropriate for singlebit wide devices, where a hit affects only one bit of the
respective address. Reed-Solomon-Coding is suited for
b-bit wide devices, where a single hit is capable to
damage up to b adjacent bits of the respective address.

Raising the particle fluence by extending the exposure
time and/or increasing the beam intensity is not
practicaL Then, we are running into the total dose
regime, where the device is prone to become inoperable
before the most LU-sensitive chip section has been hit.
But, even though very unlikely, just this position can be
hit frrst in space. This uncertainty is embarrassing
because the first and only LU can end up in a complete
unit loss. To cope with this unlikely, but then
catastrophic event, we rely on (perhaps unnecessary)
LU current breakers. Apparently, those current breakers
introduce another nontrivial design problem, i.e. the
dependable discrimination between a LU-induced peak
current and an activity-induced peak current.

The problem is more difficult for irregularly distributed
arrangements of storage cells, as registers and latches of
tailored length, counters, etc., particularly in case of
simultaneous access. Here the appropriate design
strategy is to allocate as much as possible storage cells
5
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in an uniform array, which lends itself to protection by
an error correcting code. The remaining amount of
storage cells should be equipped with individually
tailored protection, as majority voting, parity voting and
use of less vulnerable cells (e.g. in FPGAs with FFmodules of different sensitivity). Most probably, a
remaining small amount of cells will not be protectable,
e.g. registers and memory banks inside of processor
devices. There (I) multiple execution of independently
stored small program entities plus S/W majority voting,
(2) multiple execution in distinct devices plus H/W
majority voting and (3) watch-dog protection remain as
the last resort.

On the other hand the heat sources are concentrated in a
smaller volume.
Packaging
Traditionally rad. hard components are packed in
ceramic packages, which are significantly larger as the
chips themselves. To increase the component density,
several chips can be packed into one Multi Chip
Module (MCM). These MCMs achieve significant
reductions of mass and volume compared to the
standard ceramic packages. But stiff base plates,
electrical connection layers and the hermetically sealed
cover occupy much more mass and volume as the chips
themselves. As an example a memory MCM is
compared to stacked COTS devices. A sectional view of
an 640 Mbit mass memory MCM is shown in Fig. 5.
Here 40 non rad. hard 16MBit DRAM chips are
mounted on four stacks of 10 devices, each.

In larger systems simulation is the only suitable
instrument for numerical assessments of the efficiency
of these versatile protection measures. Presently we
started such a simulation for the control circuitry of a
mass memory module (6 FPGAs plus some discrete
logic). Our intention is to extend these efforts to larger
systems up to complete DPUs.
Comparative Assessment
The COTS approach implies a lot of additional
nontrivial design tasks in comparison to the rad. hard
approach. Regarding the SEU issue a problem becomes
more visible, which already is existing for the rad. hard
approach, even though perhaps with a smaller impact.

Figure 5: Sectional view of a 640MBit memory MCM
The alternative approach uses COTS components.
These plastic moulded components are not significantly
larger than bare dies. Laser cut metal leads connect ten
64MB it DRAM devices in Thin Small Outline Packages
(TSOP). The devices are glued together to a stack. Four
stacks with a total capacity of 2560MBit can be placed
on slightly less board space and less volume than the
MCM. The sectional view of the COTS stacks is shown
in Fig. 6.

But, as much we are in favour of the straight-on rad.
hard approach, we don't see, how in the future we will
be able to implement lightweight high performance
DPUs following the traditional paved way. Instead, we
believe that we have to follow the rough way,
exchanging vanishing technological support by
sophisticated structural provisions. This opens a wide
field for the ingenuity of engineers and hopefully
results not only in savings of mass but also of costs.
Thermal Aspects
Traditionally rad. hard components for use in space are
specified to the military temperature range (-55/+125°
C). The COTS component spectrum for this wide
temperature range is small, but most components are
specified at least to the industrial temperature range (40/+85°C).

Figure 6: Sectional view of 2560MBit COTS memory
stacks

COTS components consume significantly less power as
rad. hard devices, because of smaller structures and
lower supply voltages. The small board size reduces the
thermal resistance between component pins and the box
walls, which are rather massive for shielding purposes.

Miniaturized DPU

So we claim that high density packaging of COTS
components promises more favourable figures for mass
and volume and a higher design flexibility than MCMs.

The goal of our prototype development is to study the
potential of the COTS approach with respect to savings
6
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of power, mass and volume. The ROSETTA-OSIRIS
DPU is taken as reference platform.

subdivided into 3 banks and provides capacity for 250
compressed images (4M pixel, compression rate 1: 14).
Eleven latchup detectors protect all devices of the two
processor systems and also the common core. The
common core provides 48 interface lines (LVDS, RS422) and is capable to serve the ROSETTA-OSIRIS
camera instrument.

This DPU contains two redundant processor systems
and a small common core. The processor systems can
be operated in parallel or in a Master/Slave
configuration. Also a single processor system can be
operated, whereas the other represent hot or cold
redundancy. Each processor system is based on a
Motorola 56302 Digital Signal Processor (DSP). It
features the following memory capacities, numbers in
brackets include the parity bits: 384kByte (4MB it)
PROM and FLASH, 76SkByte (SMBit) SRAM and
144MByte (1.5GBit) DRAM. Single bit Error
Correction and Double bit Error Detection (SECDED)
is applied to all memory devices. The DRAM portion is

Since the DPU is fully static, its clock rate and its
associated power consumption are scalable from DC up
to 100MHz. This allows the implementation of efficient
power saving modes, e.g. for use in specific mission
phases as cruise or during pauses within the imaging
sequence. All devices operate with 3.3V for power
reduction.
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these components require X-ray inspection of the
mounted board. The components are placed on five
PCB areas sizing 37*37 mm2. The connectors are
located on two small rigid areas, Fig. 8.

Standard components are densely packed on a folded
rigid-flexible Multilayer PCB for being competitive to
Multi-Chip-Module (MCM) technology at lower costs
and substantially higher design flexibility. Only surface
mounted devices (SMD) with visually inspectable pins,
like Thin-Quad-Flat-Pack (TQFP) and Thin-ShrinkSmall-Outline-Package (TSSOP) are used. Further
reductions of mass and volume can be achieved by use
of smaller packages like Ball Grid Arrays (BGA). But

The high density packaging requires advanced design
rules in line with the current industrial state-of-the-art.
The distance between components is OAmm and
between components and the box wall O.5mm,
8
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respectively. The clearance between boards is l.Omm. It
provides adequate space for random vibration. On the
8-layer Printed Circuit Board (PCB) the track width is
O.13mm (about 5mil) for signals and 0.254mm (lOmil)
for supply and ground lines. The diameter of the vias is
0.46mm with O.2mm holes. The minimum radius for the
flexible connections is 2mm.

The unfolded board is shown in Figure 8. The mass
memory and processor boards are symmetric (i.e. the
top side of processor B is identical with the bottom side
of processor A). The bottom side of the sensor and SIC
interfaces is not shown. It contains additional interface
circuitry: receivers, transmitters and some FIFOs. The
shaded rectangles represent the flexible connection.

Mass Memory A

I~n----=~=-==~~=~i

:~I

TSOP50

TQFP 176
14VSO)

(ACTEL

IIi

~ l--~-~'" ~~~".----~-~
TaFP 116
(ACTEl14vs))

Processor System B

Processor System A
Figure 8: The rigid-flexible PCB
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Using these flexible connections the board is folded to a
stack of 43.2mm height. The mass of the DPU is less
then 300g (SOg components, 2Sg PCB, 203g shielding
box structure, 20g coating). The overall dimensions are
SO*SO*SS.2mm 3 and include the 6mm shield. Processor

System A, Mass Memory A, Sensor and SIC interfaces,
Mass Memory B and Processor System B are located
from top to bottom in the sectional view of the DPU in
Figure 9.

Figure 9: Sectional view ofthe DPU.
3. T.R.N. Rao E. Fujiwara, Error Correcting Coding for
Computer Systems, Prentice Hall, 1989

Conclusions
High density packaging of non rad-hard commercial of
the shelf (COTS) components combined with mission
specific tailored shielding, error correction and latchup
protection can be applied on a wide spectrum of
missions scenarios. Compared to the traditional rad.
hard approach a mass gain of 30 and a volume gain of
100 can be achieved for moderate radiation
environments, like ROSETTA or SOLAR PROBE.
Even in comparison to the rad. hard MCM technology a
gain in mass of roughly 10 can be achieved.

4. T. Fichna et aI, Fault-Tolerance of Spaceborne
Semiconductor Mass Memories, Proc. FTCS-28,
Munich, 1998
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